Increased levels of chip integration combined with physical limitations of heat
removal devices, cooling mechanisms and battery capacity, have established
energy-efficiency as an important design objective in the implementation flow of
modern electronic products. To meet these low energy objectives, new low
power techniques, including circuits, architectures, methodologies, algorithms
and computer-aided design tool flows, have emerged.
If the integration trend continues in the coming decade, i.e. transistors on lead
microprocessors double every two years, die size grows by 14% every two years,
supply voltage scales meagerly, and frequency doubles every two years, then
what would happen to power and energy? Expected power consumption of such
microprocessors, which goes beyond 100watts today, will grow by an order of
magnitude every two years reaching 10Kwatts in 2008. It is clear that excessive
power usage may become prohibitive and total power consumption will be a
limiting factor in the near future. These two factors will become even more
critical for lower performance applications, such as in portable products, where
low power techniques becomes a necessity. Planning for power need to be
incorporated into the design flow of such systems.
Since most of the existing low power techniques aim to reduce the switching
activity during the functional operation, they may conflict with the state-of-theart
manufacturing test flow.